FIG. 1

Matter No.: 10559-642001 Page 2 of 4 Applicant(s): Michael P. Cornaby et al. MICROINSTRUCTION POINTER STACK IN A PROCESSOR

50 232-1 Address Space **-62** Basic Program Exacution Reister General Purpose Registers Soyment Registers EFLAGS ROS 0 EIP RESISTER FPU Registers - 70 -58 MMX Registers Floating-Point Control Res SEE and 3562 Registers XMM Ryisters r-76 84 FAU Instr Afr Res MXCSR REGISTER Fou Dute Arraes L78

F16.2




FIG. 3

Matter No.: 10559-642001 Page 4 of 4 Applicant(s): Michael P. Cornaby et al.

